Product Summary
The 74LVC162244ADL+112 is a high-performance, low power, low voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, outputs can handle 5 V. These features allow the use of these devices as a mixed 3.3 and 5 V environment. The 74LVC162244ADL+112 is a 16-bit non-inverting buffer/line driver with 3-state outputs. The device can be used as four 4-bit buffers, two 8-bit buffers or one 16-bit buffer. The 3-state outputs of the 74LVC162244ADL+112 are controlled by the output enable inputs 1OE, 2OE, 3OE and 4OE. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state.
Parametrics
74LVC162244ADL+112 absolute maximum ratings: (1)VCC, supply voltage for maximum speed performance: 2.7 V min. 3.6 V max.; (2)VCC, supply voltage for low voltage applications: 1.2 V min. 3.6 V max.; (3)VI, input voltage: 5.5 V max.; (4)VO, output voltage output HIGH or LOW state: 0 V min. VCC V max.; (5)output 3-state: 0 min. 5.5 V max.; (6)Tamb, operating ambient temperature in free air: -40 min. +125℃ max.; (7)tr, tf, input rise and fall times: VCC = 1.2 to 2.7, 20ns/V max.; VCC = 2.7 to 3.6 V 0 10 ns/V max.
Features
74LVC162244ADL+112 features: (1)5 V tolerant inputs/outputs for interfacing with 5 V logic; (2)Wide supply voltage range from 1.2 to 3.6 V; (3)CMOS low power consumption; (4)MULTIBYTE flow-through standard pin-out architecture; (5)Low inductance multiple power and ground pins for; (6)minimum noise and ground bounce; (7)Direct interface with TTL levels; (8)Inputs accept voltages up to 5.5 V; (9)Integrated 30 W termination resistors; (10)All data inputs have bushold (74LVC162244ADL+112only); (11)Complies with JEDEC standard no. 8-1A; (12)ESD protection:; (13)HBM EIA/JESD22-A114-A exceeds 2000 V; (14)MM EIA/JESD22-A115-A exceeds 200 V.; (15)Specified from -40 to +85℃ and -40 to +125℃.
Diagrams
74LV00 |
Other |
Data Sheet |
Negotiable |
|
||||||||||||||
74LV00BQ,115 |
NXP Semiconductors |
Gates (AND / NAND / OR / NOR) 3.3V QUAD 2-INPUT |
Data Sheet |
|
|
|||||||||||||
74LV00D |
Other |
Data Sheet |
Negotiable |
|
||||||||||||||
74LV00D,112 |
NXP Semiconductors |
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND |
Data Sheet |
|
|
|||||||||||||
74LV00D,118 |
NXP Semiconductors |
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND |
Data Sheet |
|
|
|||||||||||||
74LV00DB,112 |
NXP Semiconductors |
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND |
Data Sheet |
|
|