Product Summary
The HD74LS164P is an 8-Bit Parallel-Out Serial-in Shift Register. The HD74LS164P features gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will them determine the state of the first flip-flop. Data of the HD74LS164P at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input.
Parametrics
HD74LS164P absolute maximum ratings: (1)Supply voltage:7 V ; (2)Input voltage:7 V ; (3)Power dissipation:400 mW ; (4)Storage temperature:–65℃ to +150℃.
Features
HD74LS164P features: (1)package type:DILP-14 pin ; (2)package code(previous code):PRDP0014AB-B (DP-14AV); (3)package abbreviation:P.
Diagrams
![]() |
![]() HD7425FPA |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|
||||
![]() |
![]() HD74AC |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|
||||
![]() |
![]() HD74AC00 |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|
||||
![]() |
![]() HD74AC02 |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|
||||
![]() |
![]() HD74AC04 |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|
||||
![]() |
![]() HD74AC04FP-EL |
![]() Other |
![]() |
![]() Data Sheet |
![]() Negotiable |
|