Product Summary
The 74HCT373D is a high-speed Si-gate CMOS device. It is pin compatible with low power Schottky TTL (LSTTL). The 74HCT373D is specified in compliance with JEDEC standard no. 7A. The 74HCT373D consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D-input changes.
Parametrics
74HCT373D absolute maximum ratings: (1)tPHL/ tPLH, propagation delay: Dn to Qn: 14 ns, LE to Qn: 13 ns when CL = 15 pF; VCC = 5 V; (2)CI, input capacitance: 3.5 pF; (3)CPD, power dissipation capacitance per latch:41 pF.
Features
74HCT373D features: (1)3-state non-inverting outputs for bus oriented applications; (2)Common 3-state output enable input; (3)Functionally identical to the “563”, “573” and “533”; (4)Output capability: bus driver; (5)ICC category: MSI.
Diagrams
Image | Part No | Mfg | Description | Pricing (USD) |
Quantity | |||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
74HCT373D |
NXP Semiconductors |
Latches OCTAL 3-STATE LATCH |
Data Sheet |
Negotiable |
|
|||||||||||||
74HCT373D,652 |
NXP Semiconductors |
Latches OCTAL 3-STATE LATCH |
Data Sheet |
|
|
|||||||||||||
74HCT373DB,112 |
NXP Semiconductors |
Latches OCTAL 3-STATE LATCH |
Data Sheet |
|
|
|||||||||||||
74HCT373D,653 |
NXP Semiconductors |
Latches OCTAL D LATCH 3STATE |
Data Sheet |
|
|
|||||||||||||
74HCT373DB,118 |
NXP Semiconductors |
Latches OCTAL 3-STATE LATCH |
Data Sheet |
|
|
|||||||||||||
74HCT373DB |
NXP Semiconductors |
Latches OCTAL 3-STATE LATCH |
Data Sheet |
Negotiable |
|
|||||||||||||
74HCT373D-T |
NXP Semiconductors |
Latches OCTAL D LATCH 3STATE |
Data Sheet |
Negotiable |
|
|||||||||||||
74HCT373DB-T |
NXP Semiconductors |
Latches OCTAL 3-STATE LATCH |
Data Sheet |
Negotiable |
|