Product Summary
74HCT125D is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL(LSTTL). It is specified in compliance with JEDEC standard no. 7A. The 74HCT125D has four non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable input (nOE).
Parametrics
74HCT125D characteristics: (1)tPHL/ tPLH propagation delay nA to nY: Tamb=+25℃: typ=15ns, max=25ns; Tamb=-40 to +85℃: max=31ns; Tamb=-40 to +125℃: max=38ns; (2)tPZH/ tPZL 3-state output enable time nOE to nY: Tamb=+25℃: typ=15ns, max=28ns; Tamb=-40 to +85℃: max=35ns; Tamb=-40 to +125℃: max=42ns; (3)tPHZ/ tPLZ 3-state output disable time nOE to nY: Tamb=+25℃: typ=15ns, max=25ns; Tamb=-40 to +85℃: max=31ns; Tamb=-40 to +125℃: max=38ns; (4)tTHL/ tTLH output transition time: Tamb=+25℃: typ=5ns, max=12ns; Tamb=-40 to +85℃: max=15ns; Tamb=-40 to +125℃: max=18ns.
Features
74HCT125D features: (1)Output capability: bus driver; (2)ICC category: MSI.
Diagrams
Image | Part No | Mfg | Description | Pricing (USD) |
Quantity | |||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
74HCT125D,652 |
NXP Semiconductors |
Buffers & Line Drivers QUAD 3-STATE BUS BUF |
Data Sheet |
|
|
|||||||||||||
74HCT125D,653 |
NXP Semiconductors |
Buffers & Line Drivers QUAD BUFF/DRVR 3ST |
Data Sheet |
|
|
|||||||||||||
74HCT125DB,118 |
NXP Semiconductors |
Buffers & Line Drivers QUAD 3-STATE BUS BUF |
Data Sheet |
|
|
|||||||||||||
74HCT125DB,112 |
NXP Semiconductors |
Buffers & Line Drivers QUAD 3-STATE BUS BUF |
Data Sheet |
|
|
|||||||||||||
74HCT125DB |
NXP Semiconductors |
Buffers & Line Drivers QUAD 3-STATE BUS BUF |
Data Sheet |
Negotiable |
|